

R E M A R K S

Careful review and examination of the subject application are noted and appreciated.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendment to the claims can be found in the drawings as originally filed, for example, in FIG. 3, and in the specification as originally filed, for example, on page 13, line 14 through page 15, line 16, on page 17, line 10 through page 20, line 4, and on page 27, line 20 through page 28, line 14. As such, no new matter has been introduced.

IN THE SPECIFICATION

The specification has been amended to update the references to co-pending applications. As such, no new matter is introduced.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-7, 9-10, 16, 18, 19 and 23 under 35 U.S.C. §102(e) as being anticipated by Patel et al. (U.S. Patent No. 6,332,215; hereinafter Patel) has been obviated by appropriate amendment and should be withdrawn.

Patel is directed to a java virtual machine hardware for RISC and CISC processors (Title of Patel).

In contrast to Patel, the presently claimed invention (claim 1) provides an extension stack **coupled between a processor interface and a memory interface**. Claims 17 and 18 include similar limitations. Patel does not disclose or suggest each and every element of the presently claimed invention, arranged as in the present claims. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Specifically, assuming, *arguendo*, the system 20 in FIG. 1 of Patel is similar to the presently claimed processor, the hardware JAVA registers 44 in FIG. 3 of Patel is similar to the presently claimed number of internal registers and the JAVA stack 50 in FIG. 3 of Patel is similar to the presently claimed extension stack (as suggested in paragraph 7 on page 3 and paragraph 17 on pages 5-6 of the Office Action and for which Applicants' representative does not necessarily agree), Patel does not disclose or suggest each and every element of the presently claimed invention, arranged as in the present claims. In particular, the JAVA stack 50 of Patel appears to be connected only to the hardware JAVA registers 44 of Patel (see FIG. 3 of Patel). Since Patel shows the JAVA stack 50 only connected to the hardware registers 44, it follows that Patel does not disclose or suggest an extension stack coupled between the processor interface and the memory interface, as presently claimed. Therefore, Patel does not

disclose or suggest each and every element of the presently claimed invention, arranged as in the present claims. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

Claims 2-16 and 19-23 depend, directly or indirectly, from either claim 1 or claim 18 which are believed to be allowable. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §103

The rejection of claims 14 and 15 under 35 U.S.C. §103(a) as being unpatentable over Patel has been obviated by appropriate amendment and should be withdrawn.

The rejection of claims 8, 11-13, 17 and 20-22 under 35 U.S.C. §103(a) as being unpatentable over Patel in view of Tremblay et al. (U.S. Patent No. 6,021,469; hereinafter Tremblay) has been obviated by appropriate amendment and should be withdrawn.

Claims 2-16 and 19-23 depend, directly or indirectly, from either claim 1 or claim 18 which are believed to be allowable. As such, the presently claimed invention is fully patentable over the cited references and the rejection should be withdrawn.


Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.


Robert M. Miller
Registration No. 42,892

Dated: October 4, 2004

c/o Pete Scott
LSI Logic Corporation
1621 Barber Lane, M/S D-106 Legal
Milpitas, CA 95035

Docket No.: 00-177 / 1496.00044